

# Hardware Scheduler Memory Arrangement




Figure 1  
Change text to FCB

## Hierarchical Link Resource Sharing (Variable packet size model)




Figure 2